An 8-Bit Full-Adder Implementation Using Single Electron Tunneling (SET) Technology. - Egyptian Knowledge Bank - troweb

128510

An 8-Bit Full-Adder Implementation Using Single Electron Tunneling (SET) Technology.

Article

Last updated: 22 Jan 2023

Overview Similar Items

Article

An 8-bit DAC Implementation Using Single Electron Tunneling ( SET ) Technology.

Article

A Novel XOR Gate Using Single Electron Tunneling Technology.

Article

Improved Hybrid SET/MOS Digital-Analog and Analog-Digital Converters.

Article

A Novel 4-Neuron Hopfield an Using Set Technology.

Article

Implementation of Simple Neurons with Complete Hardware-Based Learning Capabilities.

Article

FPGA versus ASIC Implementation of Radix-8 Scalable Montgomery Modular Multiplier.

Article

Design of Delay-Power Efficient Carry Select Adder using 3-T XOR Gate

Article

Low voltage low power programmable logic gate based on SE-MOSFET

Article

Low-Voltage CMOS Circuits for Analog VLSI Programmable Neural Networks.

Article

FPGA versus ASIC Implementation of Radix-4 Scalable Montgomery Modular Multiplier.