Proceeding of the 1st ICEENG conference, 24-26 March, 1998.



MILITARY TECHNICAL COLLEGE CAIRO-EGYPT



FIRST INTERNATIONAL CONF. ON ELECTRICAL ENGINEERING

VLSI IMPLEMENTATION OF A FUZZY LOGIC MEMBERSHIP FUNCTION CIRCUIT

A. K. Taha* A. S. Badawy**

M. M. El-Khatib***

ABSTRACT

In this paper we present the design of an analog membership function circuit for fuzzy logic controllers. The presented circuit has been simulated on PSpice. A VLSI implementation of the circuit has also been performed using the L-EDITTM program. The resulting layout has then been tested using L-EDIT and the test results coincide with the PSpiceTM simulation results.

KEY WORDS

Fuzzy logic control. Membership function, VLSI implementation.

INTRODUCTION

During the past several years, fuzzy control has emerged as one of the most active and fruitful areas for research in the application of fuzzy set theory. Fuzzy control has found many applications in the realm of industrial processes, especially those which do not lend themselves to control by conventional methods because of a lack of quantitative data regarding the input-output relations.

Iack of quantitative data regarding the input output reducing the input output output reducing the input output outpu



Fig. (1) Structure of a Fuzzy Logic Controller

The first stage of an FLC (the fuzzifier) converts crisp input data into fuzzy data represented by a value of a linguistic variable and a grade of membership in a fuzzy set. In this paper, an analog membership function circuit and its VLSI implementation are presented.

* Ph.D., Head of Electronic Engineering Dpt., Military Technical College, Cairo, Egypt.
** Associate professor, Electronics and Communication Dpt., Cairo University, Cairo, Egypt.
*** Teaching Asst., Electronic Engineering Dpt., Military Technical College, Cairo, Egypt.

Ð

3

FUZZIFICATION

The fuzzification block in an FLC involves a domain transformation where crisp inputs are transformed into fuzzy inputs. To do this, member ship functions must be first determined for each input. Once membership functions are assigned, fuzzification takes a real-time input value such as temperature, pressure,...,etc.. and compares it with the predefined membership function information to produce fuzzy input values [5],[7].

The shape of a membership function affects the fuzzy process in subtle ways. For example , a function's shape directly affects the time and space requirements for fuzzification. Membership functions can take several different shapes; trapezoidal and triangular are most frequently used. Although other shapes (e.g. bell-shaped functions) may be more representative of natural occurring phenomena , they are generally more difficult to implement [6].

THE BASIC MEMBERSHIP FUNCTION CIRCUIT

Basically, a fuzzy term can be defined by a membership function of trapezoidal shape as shown in Fig. (2)]. The core of the function corresponds to the region which has a full membership ($\mu = 1$). The ascending and descending boundaries are the regions with partial matching or membership ($0 < \mu < 1$). The support of the defined fuzzy term is then the sum of the core and boundaries in which $\mu > 0$; where μ (x) is the membership function grade of input x [5],[7].

Commonly, four types of membership function are adopted in hardware design of fuzzy systems ; namely , S-shaped , Z-shaped , Triangular-shaped and Trapezoidal-shaped functions .



Fig. (2) Trapezoidal shape of a membership function

Various approaches have been proposed to generate analog nonlinear membership functions in either current or voltage mode [8],[9],[10] [11]. The base for our presented circuit is a membership function circuit (MFC) built of two differential pairs (DP1 and DP2) coupled with a common load as shown in Fig. (3) [8].

CS7-63

Proceeding of the 1st ICEENG conference, 24-26 March, 1998.



CIRCULT ANALYSIS

Depending on the relative values of the input voltage Vi and the reference voltages Vr1 and Vr2, the circuit of Fig. (3) operates in one of the five regions (I to V) shown in Fig. (4).



Fig. (4) The transfer characteristics of the membership function circuit

Assuming that the current sources Iss1 and Iss2 in DP1 and DP2 are ideal and identical (Iss1=Iss2=Iss), and the MOSFETs in each differential pair are matched, we can find the values of the input voltages of the ascending and descending boundaries related to Vr1 and Vr2 from the following equation:

$$Tj = \sqrt{\frac{2Iss}{\beta_j}}$$
 $j = 1,2$

where β_j is the transconductance parameter of the MOSFETs in DP1 and DP2 with j=1 and j=2; respectively [12].

Proceeding of the 1st ICEENG conference, 24-26 March, 1998.

CS7-64

The five operating regions of the MFC of Fig. (2) can be described as follows :

• Region I: Vi < Vr1 - T1,

Here M1 and M3 are in their cutoff regions while M2 and M4 are in saturation. The current through the load resistance R is equal to Iss. In this case, the output voltage is given by:

Vout = Vdd -Iss $R = V_0^0$

which corresponds to a membership function value 0.

• Region II :
$$Vr1 - T1 \le Vi \le Vr1 + T1$$
, $Vr2 - Vr1 \ge T1 + T2$

Here, DP1 is in its transfer region while DP2 keeps the same state as in r egion I. As Vi increases in this region, the membership function circuit gives a Enear ascending output which corresponds to a membership function value between 0 and 1.

• Region III : Vr1+T1 < Vi < Vr2-T2

Here both M1 and M4 are cutoff and the current flowing through the load R is zero. In this case, the output voltage is given by:

$$Vout = Vdd = V_0^{-1}$$

which corresponds to a membership function value 1.

• Region IV : $Vr2 - T2 \le Vi \le Vr2 + T2$

Here DP1 keeps the same state as in region III while DP2 operates in its transfer region ; antisymmetric to the case in region II. As Vi increases, the membership function circuit gives a linear descending output which corresponds to a membership function value between 1 and 0.

• Region V: $V_i > V_r2 + T2$

Here the circuit operates as in region I but DP1 and DP2 have reverse roles. In this case the output voltage is V_o^{0} which corresponds to a membership function value of 0.

As shown above, the definition of the implemented MFC is dependent on the reference voltages Vr1,Vr2, transconductance parameters $\beta 1$ and $\beta 2$ of DP1 and DP2 and current Iss. By changing the values of these parameters in the circuit presented, the membership function can have different shapes, types, slopes and positions on the voltage axis (Universe of discourse). For example, we can get a triangular shape when Vr1+T1 equals Vr2-T2. The same function changes to an S- or Z-shape type if Vr1 is equal to the highest potential in the circuit (i.e., Vdd) or Vr2 is equal to the lowest potential (i.e., Vss); respectively. The positive and negative slopes of the MOSFETs in DP1 and DP2; respectively.



THE MODIFIED CIRCUIT AND ITS VLSI IMPLEMENTATION

The use of resistors is usually avoided in the implementation of fully integrated analog MOS circuits. One of the main reasons is the unpredictability of the values. For polysilicon or diffused resistors, the fabrication process as well as temperature variations contribute to the uncertainty of resistor values which can be 20 % or more [13]. Also, for diffused and polysilicon resistors, the sheet resistance is low in value so that a high value resistor occupies a large area. In this paper we have modified the circuit of Fig. (3) so that the resistor R is replaced by a p-channel MOSFET with a constant voltage between gate and source ,Vgs, as shown in Fig (5). This modification makes the circuit more suitable for VLSI implementation. Here, the output voltage of the circuit can be pulled up to Vdd thus :

Vout (max)
$$\approx$$
 Vdd

Note that, an active load resistor (Diode connected transistor) is not suitable here as the maximum output voltage in this case would be :

Vout
$$(max) = Vdd - Vt$$

where Vt is the threshold voltage of the load transistor.



Having concluded the description of the proposed membership function circuit, we'll present now an example showing how this circuit can be used to implement a practical three-term membership function .Figure (6) shows the 3-term membership function circuit and Fig.(7) shows its transfer characteristic obtained from PSpice simulation for the following voltage and current values:

Vdd=-Vss=5v	Vr1 = -5v	Vr2=Vr3=1.5v
Vr4=Vr5=3.5v	Vr6=6v	Iss1 to Iss6 = $100 \mu A$
(W/L)=10/2 for M1	to M12	(W/L)=6/5 for M13 to M15





Fig. (6) The three term membership function circuit



Fig. (7) The simulation results of the MFC of Fig.(6)

The VLSI layout design of the membership function circuit of Fig(5) was performed with the aid of the L-EDIT program Version 5.13. The design is based on the MOSIS's Orbit Semiconductor n-well 2.0 μ m CMOS process with: technology = SCNA (Scalable CMOS N-well Analog) and Lambda =1.0 μ m [14],[15]. The MOSIS service is a low-cost prototyping and small volume production service for custom and semi-custom VLSI circuit development. Figure (8) shows the resulting layout design which occupies a very small area of the silicon real estate (42 μ m x 47 μ m).

998. C57-67



Fig. (8) VLSI layout design of a single membership function circuit

To test the layout design of Fig. (8), we have extracted a PSpice compatible circuit file which is produced by L-Edit V5.13/Extract V2.06 program. This file has then been simulated using PSpice, the simulation result is shown in Fig. (9). It is clear that the transfer function of Fig. (9) is the same shape of the membership function of Fig. (4) which proves the correctness of the design.



CONCLUSION

In this paper we have introduced a fully CMOS analog membership function circuit and its VLSI implementation. The implemented circuit consists of only five MOSFETs and occupies a very small silicon area. In addition, a practical three-term membership function circuit has also been introduced. The proposed design can be extended to provide any practical multi-term membership function. This analog circuit produce a Bell-shaped membership function which may be more representative of natural occurring phenomena.

Proceeding of the 1st iCEENG conference, 24-26 March, 1998.

REFERENCES

- [1] C. C. Lee, *Fuzzy Logic in Control Systems: Fuzzy Logic Controller*, Part I' IEEE Trans. Syst. Man Cybern. Vol. 20 No. 2,1990.
- [2] C. C. Lee, *Fuzzy Logic in Control Systems: Fuzzy Logic Controller*, *Part II*' IEEE Trans. Syst. Man Cybern. Vol. 20 No. 2,1990.
- [3] A. M. Ibrahim, '*Introduction to Applied Fuzzy Electronics*', Prentice Hall Inc. ,1997
- [4] M. J. Patyra and D. M. Mlynek, 'Fuzzy Logic Implementation and Applications', John Wiley & Sons Ltd.and B.G. Teubner, 1996.
- [5] H. T. Nguyen and E. A. Walker, 'A First Course in Fuzzy Logic', CRC Press Inc., 1997
- [6] Center Of Engineering Computer Technologies, MOTROLA Inc., 'Fuzzy Logic Education Program', Software By Cortex Communications Inc., Austin, Texas, 1992.
- [7] M. Jamshidi ,N. Vadiee and R. Timothy ' *Fuzzy Logic and Control* ' Prentice-Hall Inc., 1993.
- [8] S. Guo, L. Peters and H. Surmann, 'Design and Application of an Analog Fuzzy Logic Controller', IEEE Transactions on Fuzzy Systems, Special Issue on "Fuzzy Logic Hardware Implementations", vol.4, No.4, 1996.
- [9] T. Kettner, Heite and K. Schumacher 'Analog CMOS Realization of Fuzzy Membership Functions' IEEE Journal of Solid State Circuits, vol. 28, No. 7, 1993
- [10] T. Yamakawa and T. Miki 'The Current Mode Fuzzy Logic Integrated Circuits Fabricated by the Standard CMOS Process' IEEE Transactions on Computer, vol. c-35, No.2, 1986.
- [11] L. Peters, S. Gue and R. Camposano ' A Novel Analog Fuzzy Controller for Intelligent Sensors' Fuzzy Sets and Systems, No.70, 1995.
- [12] A. S. Sedra and K. C. Smith, *Microelectronic Circuits*' 3rd Edition, Saunders College Publishing, 1998.
- [13] M. Banu and Y. Tsividis 'Floating Voltage-Controlled Resistors in CMOS Technology' Electronics Letters vol.18 No.15, 1982.
- [14] M. R. Haskard and I. C. May 'Analog VLSI Design; nMOS and CMOS' Prentice Hall Inc., 1988.
- [15] J. P. Uyemura 'Physical Design of CMOS Integrated Circuits Using L-EDITTM, PWS Publishing Company, 1995.

25

6

CS7-63